Sr. Principal DSP Architect Job at Astera Labs, Santa Rosa, CA

bTVSSlFuZ2RLb2RTZGhlditQZVdiSUgw
  • Astera Labs
  • Santa Rosa, CA

Job Description

Job Description:

As a Sr. Principal DSP Architect, you will join a team of DSP/Systems experts, digital designers, and mixed-signal design engineers developing advanced DSP SerDes for next-generation 400G per lane wireline and optical interconnect for AI systems. The DSP architecture team is responsible for the following job functions.

  • Research novel modulation, equalization, and FEC techniques for 400G per lane wireline and optical systems.
  • Create DSP and FEC algorithms, bit/cycle-accurate C/C++ models, and hardware block specifications appropriate for RTL implementation.
  • Work with the digital team/firmware team to optimize and implement DSP algorithms in hardware/firmware.
  • Hands-on involvement in post-silicon performance tuning and optimization.
  • Guide test plans for lab characterization.
  • Provide support for internal customers deploying SerDes IP.

Basic Qualifications:

Master’s degree and/or PhD in Computer Science, Electrical Engineering, or related fields with 5-10 years of experience with DSP architectures and algorithm development.

Required Skills:

  • Solid understanding of and experience with designing adaptive DSP algorithms.
  • Solid understanding of and experience with the practical aspects of digital communication and signal processing theory, including channel equalization, timing recovery, detection, and estimation.
  • Good programming skills in C/C++, Matlab or Python.
  • Experience in guiding and testing the transfer of high-speed numerical algorithms from C/C++ to Verilog.

Additional Useful Skills:

  • Familiarity with high-speed optical and electrical channels and the DSP algorithms to compensate for their impairments.
  • Reading knowledge of Verilog RTL and the ability to assist with assessing Verilog implementations of DSP algorithms.
  • Experienced with modern version control and software management systems.
  • Experience with error correction (Reed-Solomon, BCH, soft decoding) in high-throughput, low-latency systems.

The base salary range is $160,000.00 USD—$260,000.00 USD. Your base salary will be determined based on location, experience, and similar-position employees' pay.

Job Tags

Similar Jobs

Power Integrations

Senior Staff AMS PMIC Design Engineer Job at Power Integrations

Apply online and email ****@*****.*** cc ****@*****.*** Provide technical responsibilities in the development of integrated circuits using CMOS/Bipolar analog/digital circuitry. Technical responsibilities include: analog and digital circuit design, simulation...

Catalyst Recruiting, Inc

Electrical Maintenance Engineer Job at Catalyst Recruiting, Inc

 ...Electrical Maintenance / Reliability Engineer (junior to mid-level) Pasedena, TX Hybrid position A large oil refinery complex needs an electrical reliability / maintenance engineer. This strategic and senior position. Person will be or become a subject matter... 

Vista Funding Corp

Experienced Loan Officer Assistant Job at Vista Funding Corp

 ...Experienced Loan Officer Assistant Location: Covina, CA (can work from home two times a week after 90-day period) Job Type: Full-Time (36-40 hours...  ...a dynamic and collaborative environment. Competitive pay with semi-monthly compensation. If you are a detail-oriented... 

Vaco

Receptionist Job at Vaco

 ...Job Title: Receptionist Hours: Monday-Friday 7:30am - 4:30 pm Pay Range: $21-22.50/hr. Location: 100% onsite in National City, CA Job Summary: We are seeking a friendly, professional, and organized receptionist to be the first point of contact for visitors... 

US Foods, Inc.

Class A Truck Driver Job at US Foods, Inc.

 ...a company thats leading the foodservice industry? Heres HOW we help YOU make it! $10,000 RETENTION BONUS! CDL A Delivery Drivers start at$28.80/hour!(annual increases). Top drivers can earn $100k+ annually. Weekly Pay! Home Daily! Current schedule...